This paper discusses the use of boron implantation on high resistivity P type silicon before oxide growth to compensate for the presence of charge states in the oxide and oxide/silicon interface. The presence of these charge states on high resistivity P type silicon produces an inversion layer which causes high leakage currents on N+P junctions and high surface conductance. Compensating the surface region by boron implantation is shown to result in oxide passivated N+P junctions with very low leakage currents and with low surface conductance.
Introduction
The recent popularity of silicon strip detectors for particle physics applications has resulted in considerable interest in the properties and performance of oxide-passivated planar diode structures(l).
Proposed large arrays involve detector strips 10 to 50 um wide, 1 to 2 cm long, separated by a surface covered by silicon dioxide 10 to 50 pm wide. A high int r-strip resistance (surface conductance <5 x 10-S/EU) is required to reduce signal interactions between the strips, while low leakage currents (<10 nA/cm-2) are desirable to minimize the noise and power consumption. Furthermore the detectors should be stable, largely independent of ambient conditions and should exhibit good radiation tolerance.
At present most silicon strip detectors are based on the oxide passivated P+N diode structure shown schematically in Fig. la . The P+ region is formed either by boron ion implantation or by diffusion through a hole etched in the silicon dioxide. The silicon dioxide not only serves as a mask for the implantation or diffusion, but also serves as protective layer for the P+N junction edge against ambient effects. can be made by implantation or diffusion of phosphorus or arsenic through the oxide mask into the high resistivity bulk P material. Again the silicon dioxide acts both as a mask and a passivating layer.
While the P+N structure has yielded devices with very impressive characteristics(Z), the alternative N+P structure has not been employed on strip detectors due to the generally higher leakage currents and lower inter-strip resistance. The N+P structure does, however, offer the possibility of improved radiation resistance. For thin silicon detectors the important radiation damage effects are the increase in leakage current and the conversion of the bulk material to P type with increasing fluence(3). The increase in the acceptor-like centers leads, in the P+N device, to the eventual conversion of the N bulk material to P type and the failure of the detector. For N+P devices an increase in the acceptor concentration results in a higher voltage being required to fully deplete the device. In addition the "damage constant", which relates the increase in leakage current due to the fluence, is about a factor of five lower for P type silicon than for N type. For these reasons it is therefore important to investigate the N+P structure as an alternative to the present P+N devices employed on strip detectors.
The silicon dioxide passivation on both of these st-ructures contains positive charge centers, and the presence of these charge centers causes the substantially higher leakage currents and lower inter-strip resistance on the N P structures than on similar P+N designs thereby obscuring a comparison of device radiation tolerance.
In this paper we describe a procedure for compensating these oxide charge centers thereby enabling N+P diodes to be fabricated with leakage currents and inter-strip resistances similar to the P+N structures.
NIP Junctions
The Si/SiO2 System Commercial interest in the characteristics of the Si/Si°2 interface that occurs in metal-oxide-semiconductor (MOS) structures has resulted in this being perhaps the most thoroughly studied and best understood solid phase system(4). The model 5) that has evolved to describe the charge effects in this system is shown in Fig. 2 No, required to cause this inversion is given byt&),
where xi is the intrinsic Debye length (xj = 28 pm at 290 K), ni the intrinsic carrier concentration (ni = 1 x 1010 cm-3 at 290 K), and NA, the acceptor impurity concentration in the P type silicon. This relationship is plotted in Fig. 3 .
The resistivity range used to fabricate radiation detectors on P type silicon is 10 ohm-cm to 20 K ohm-cm which allows fully depleted 10 pm to 500 pm thick devices to be operated with a bias voltage of about 100 volts. However, as was noted earlier, the fixed oxide charge densityOfdcthi interface trap level density are in the 10 cm-range. Consequently it can be seen from Fig. 3 
Junction Breakdown Voltage
The presence of this N surface was noted in early publications on oxide passivated N+P junction devices(7) and a light P diffusion was used prior to the oxide growth to compensate the surface (8) . Since a t pical oxide charge surface density is about 1 x 1011 cm-2, Fig. 3 indicates that a P type bulk concentration of greater than 1 x 1015 cm-3 is required to prevent inversion of the surface. However, the junction breakdown voltage is also dependent on the bulk impurity concentration. The relationship between the breakdown voltage (abrupt junction) and the bulk resistivity is shown in Fig. 4(9) . For device operation of 100 volts, this figure suggests that an upper limit on the bulk impurity concentration is about 5 x 1015 cm-3. Therefore from Figs. 3 and 4 and for 100 volt operation, the concentration of the surface compensating impurity, Ns, should be in the range: 1 x 1015 < Ns < 5 x 1015 cm-3. (2) Control of dopant impurities to this precision using a diffusion process is difficult and therefore N+P devices are rarely made with this technique.
However, implantation allows precise impurity control and in the following we describe our results using boron implantation to compensate the oxide charge states.
Process Modeling
The surface concentration of interest is that present after implantation and oxidation. We therefore employed the process modeling program, SUPREM(10), to examine the results of various processing sequences. Figure 5 shows a representative result from this program. Here the impurity concentration is plotted as a function of depth for an implanted dose of 5 x 1011 boron cm-2 at 25, 65, and 100 keV with a subsequent oxidation (100 min at 10000C in steam followed by 60 minutes at 10600C in dry 02 + 3% HCl). As can 
Results
The results to be discussed are on devices which have the structure shown in Fig. 7 where the dopant profile in the bulk silicon for the cross-section at A is given in Fig. 5 and the profile at B is given in Fig. 6 . Briefly, the processing sequence employed is as follows:
Boron implantation into a chemically polished wafer, Oxidation, Oxide mask and etch, Phosphorous diffusion, P contact on the opposite face.
The final processing step, e), is neither shown in Fig. 7 nor in the profiles. We normally employ a boron implantation dose of 2 x 1013 cm-at 25 keV with an anneal at 800%C for 30 minutes followed by a gold evaporation to form this P+ contact.
-N+ DIFFUSED REGION Fig. 5 . The boron implantation profile (calculated with SUPREM10) in the oxide and P type silicon after oxidation.
For an initial comparison of the device performance with and without oxide charge state compensation we have fabricated diodes using our conventional phosphorous diffusion process to produce the N+P junctions. Of course the presence of the compensating boron implantation changes the phosphorous doping profile as compared with diodes lacking the compensation. The extent of this change is shown in Fig. 6 where the profiles (from SUPREM) are plotted for the phosphorous diffusion with and without the compensating boron. As would be expected, the presence of the boron steepens the phosphorous profile and in effect Representative current voltage characteristic for 5 mm diameter test devices fabricated on 4 k ohm-cm P type silicon using the preceding processing sequence is shown in Fig. 8 As noted in the introduction, the effective surface conductance on the N+P diode structure needs to be low if this technology is to be applied to the high energy physics multi-strip detectors. Measurements on strip detectors, made using the process described here, with N+ diffused strips separated by a 100 pm wide and 2.5 cm lon, Si/SiO2 surface region yielded an effective surface conductance, when biased at the operating voltage, of 1 x 10-11 S/D which is considerably lower than the 5 x 10-9 S/c design goal given in the introduction.
Radiation Tolerance
For the reasons noted earlier and because of the screening by the boron implantation of the high resistivity bulk from the oxide interface, we expect these N+P devices to have good tolerance to radiation damage. Preliminary results of exposing some samples to 1 x 1012 cm-2 thermal neutrons are shown in Table 2 .
Assuming that the entire leakage current is due to bulk generation, the effective minority carrier lifetime,T , listed in Table 2 
